12. Configuration space meets the Common Silicon Guidelines
Required |
13. RESERVED fields compliant with PCI v. 2.1
Required |
14. CardBus required and recommended tuples implemented
Required |
15. Writable PCI Configuration Space bits not shared by CardBus controllers
Required |